Design Verification Lead - PCIe/CXL IP Expert

AMD in Markham, ON is seeking a Design Verification Engineer Lead to drive front-end verification for FPGA and ASIC IP, delivering first-pass silicon for PCIe and CXL solutions. You will collaborate with architecture, IP, physical design, firmware and product engineering teams to ensure robust verification across the full development lifecycle.

Lead the verification effort, build UVM environments, develop directed and constrained randomness tests, run regressions, debug failures, and push